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Abstract 
High  speed  and  low  power  comparators  are  the  essential  building  blocks  of  high  speed  Analog  to  digital 
converters (ADCs). This paper provides a comprehensive review about a variety of comparator designs - in 
terms  of  performance,  power  and  delay.  Preamplifier  dynamic  latch  circuit  that  consists  of  a  preamplifier 
followed by a double regenerative dynamic latch, this preamplifier uses fully differential circuit which decreases 
the effects of offset voltage error due to device mismatch. Buffered dynamic latch circuit includes a basic 
dynamic latch comparator followed by an inverter buffer stage. The inverter buffers are added to isolate the 
comparator output and large node capacitance also used to minimize the offset errors. Comparators are designed 
and simulated their Transient responses in Cadence Virtuoso Analog Design Environment using GPDK 90nm 
technology. 
 
I.  INTRODUCTION  
In today‟s world, where demand for portable 
battery operated devices is increasing, a major thrust 
is given towards low power methodologies for high 
speed applications. This reduction in power can  be 
achieved  by  moving  towards  smaller  feature  size 
processes.  However,  as  we  move  towards  smaller 
feature  size  processes,  the  process  variations  and 
other  non-idealities  will  greatly  affect  the  overall 
performance  of  the  device.  One  such  application 
where low power dissipation, low noise, high speed, 
less Offset voltage are required is Analog to Digital 
converters for mobile and portable devices. [3] The 
performance  limiting  blocks  in  such  ADCs  are 
typically inter-stage gain amplifiers and comparators. 
The accuracy of such comparators, which is defined 
by its offset, along with power consumption, delay is 
of  keen  interest  in  achieving  overall  higher 
performance  of  ADCs.  In  the  past,  pre-amplifier 
based  comparators  have  been  used  for  ADC 
architectures such as flash and pipeline. [5] The main 
drawback of pre-amplifier based comparators is the 
more  offset  voltage.  To  overcome  this  problem, 
dynamic  comparators  are  often  used  that  make  a 
comparison  once  every  clock  period  and  require 
much  less  offset  voltage.  However,  these  dynamic 
comparators  suffer  from  large  power  dissipation 
compared to pre-amplifier based comparators. 
The basic component in ADC device is a comparator. 
The  basic  comparator  consists  of  three  blocks  as 
shown in Figure 1 below: 
 
 
 
 
 
 
Figure 1. Block diagram of Comparator [2] 
 
II.  BACKGROUND 
Among  the  circuits  proposed  in  literature, 
some  are  concerned  with  speed  [4],  some  may  be 
emphasizing on low power and high resolution, and 
some on offset cancellation. In our work, we studied 
the  various  proposed  literatures  and  designed  an 
improved one with a view to reduce the comparator 
size and make it adaptable for high 
speed. 
Heung Jun Jeon et. al. [4] investigated that a 
novel dynamic latched comparator has lower offset 
voltage  and  higher  load  drivability  than  the 
conventional dynamic latched comparators. With two 
additional inverters inserted between the input- and 
output-stage of the conventional double-tail dynamic 
comparator, the gain preceding the regenerative latch 
stage is improved. The complementary version of the 
regenerative latch stage, which provides larger output 
drive current than the conventional one at a limited 
area, is implemented. 
Bang-Sup Song [10] proposed a comparator 
circuit with only preamplifier and decision stage, but 
did not provide any experimental results to analyze 
the circuit performance.  
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Amalan  Nag  [11]  proposed  a  comparator 
with  200 MHz speed and with offset cancellation. 
We had taken his idea and continued our project by 
focusing on the speed of the circuit.  
 
III. CIRCUIT DESCRIPTION 
A.  Conventional Three stage CMOS Comparator 
i.  Pre-amplification  : [5] 
For the preamplifier stage, the circuit is as 
shown  in  Figure  2.  The  circuit  is  a  differential 
amplifier with active loads. The size of M1 and M2 
are  set  by  considering  the  differential  amplifier‟s 
transconductance  and  the  input  capacitance.  The 
transconductance sets the gain of the stages, while the 
input capacitance of the comparator is determined by 
the size M1 and M2. We have concentrated on speed 
in this design, and hence no high impedance nodes 
are used in the circuit, other than the input and output 
nodes. 
 
Figure 2. Pre-Amplifier [3] 
 
ii.  Decision Circuit: [2] 
The  decision  circuit  is  the  heart  of  the 
comparator and it should be capable of discriminating 
signals around 10 mV. The circuit used in our design 
is  shown  in  Figure  3.  The  circuit  uses  positive 
feedback from the cross gate connection of M6 and 
M7 to increase the gain of the decision element. 
 
Figure 3. Decision Circuit [3] 
 
iii.  Output Buffer:[3] 
The  final  component  in  our  comparator 
design is the output buffer or post-amplifier, which is 
shown in Figure 4. The main purpose of the output 
buffer is to convert the output of the decision circuit 
into a logic signal i.e. either a 0(-VDD) or 1(VDD). 
The output buffer should accept a differential input 
signal and not have slew rate limitations. The output 
buffer  used  in  conventional  comparator  design  is 
shown in Figure 4. This is a self biasing differential 
amplifier. An inverter was added at the output of the 
amplifier as an additional gain stage, to isolate any 
load  capacitance  from  the  self  biasing  differential 
amplifier. 
 
Figure 4. Post-Amplifier/Output-Buffer / Load [3] 
 
 
Figure 5. Preamplifier based comparator [3] 
 
B.  Preamplifier dynamic latch comparator: 
Fig. 6 shows the dynamic latch comparator 
with preamplifier when the clock signal en goes high 
the  comparator  enters  the  reset  phase.  The 
comparator is resetting through the shorted transistor 
M13 between the two cross coupled inverters. When 
en goes low the circuit enters the comparison phase. 
Transistor M8 is connected to the voltage supply and 
M4 is connected to ground. The transmission close 
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Figure 6. Preamplifier dynamic latch comparator [12] 
 
C.  Dynamic Latch Comparator With Inverter 
Buffer: 
The  schematic  of  the  dynamic  latch 
comparator [3] is shown in Figure 7.The transistors 
MI, M9 and M2, M7 form the pair of inverters and 
their outputs are connected to the inputs of the other. 
When the latch signal Lth is low and the transistors 
M5 and M8 are off MI, M2 are separated from M9 
and M7 and the output node is pre charged to digital 
"1"  by  the  transistors  M3  and  M4  when  the  latch 
signal Lth IS high. The transistors M5 and M8 are on 
and the drain voltages of MI and M2 start dropping 
from the positive rail. If the input is larger than the 
reference, the voltage at drain of MI will drop faster 
than the output node. When the input reaches vdd-
vth, M2 starts turning on and triggers the regenerative 
feedback. 
The  major  drawback  of  the  dynamic  latch 
comparator  is  the  offset  error  caused  by  transistor 
mismatch  [6]  and  unbalanced  charge  residues  [8]. 
The  basic  principle  of  a  dynamic  latch  comparator 
comes  from  its  positive  feedback  that  triggers  the 
regenerative  action.  This  operation  becomes  quite 
slow when the voltage is in the small signal range 
and a large capacitive load at the output will greatly 
degrade the speed. 
In Figure 7 inverter buffers [9] are added to 
isolate  the  comparator  output  and  the  large  load 
capacitance.  The  function  of  the  switches  used 
between the pair of inverters of buffers IS to connect 
and disconnect the buffer output. The inverter buffers 
are  used  to  minimize  the  offset  errors.  The  timing 
signals latch (Lth) and the buff (clk) signals must be 
designed  carefully  to  correctly  represent  the 
relationship between input and the reference. 
 
Figure 7. Dynamic latch comparator with inverter 
buffer [12] 
 
IV. SIMULATION RESULTS 
To  compare  the  performance  of  the 
comparators is done and each circuit is simulated in 
Cadence  Virtuoso  Analog  Design  Environment. 
Comparison on the basis of power consumption and 
delay  of  different  types  of  CMOS  comparators  at 
various supply voltages is done.  
 
Table 1. Results comparison table  
Comparator 
Name 
Power 
dissipation 
(µW) 
Delay (ns) 
Preamplifier 
based comparator 
81.45  0.203 
Preamplifier 
based dynamic 
latch comparator 
17.48  1.427 
Dynamic latch 
comparator with 
inverter buffer  
110.76  0.81 
 
Figure 8 show the transient response of the 
preamplifier based circuit. Figure 9 and 10 show the 
transient response of the preamplifier dynamic latch 
comparator  and  dynamic  latch  comparator  with 
inverter  buffer  respectively.  The  input  and  output 
waveforms  are  plotted.  The  inverter  stage  of  the 
circuit  described  as  final  output.  When  the  elk(en) 
low  the  output  reset  to  vdd.  When  the  elk  is  high 
input  and  reference  voltage  are  compared  and  the 
output is obtained. 
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Figure8. Preamplifier based comparator 
 
 
Figure 9. Preamplifier dynamic latch comparator 
 
 
Figure 10. Dynamic latch comparator with inverter 
buffer  
 
V.  CONCLUSION 
In  this  paper  the  power  consumption  & 
delay  of  different  types  of  CMOS  comparators  are 
compared  at  various  supply  voltages.  Simulation 
results show power consumption of the dynamic latch 
comparator  with  inverter  is  less  compared  to  other 
type  of  comparators  studied  and  30%  power 
reduction  is  obtained  when  compared  with  the 
conventional method. 
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